

Model Checking the FlexRay Physical Layer Protocol

Bernd Finkbeiner, Peter Faymonville, Michael Gerke

Reactive Systems Group
Saarland University
Germany

22.12.2011

If you hit the brakes ...



BMW 7er (F01)

... and they don't work:



Brakes should work!





FlexRay



Drive-by-Wire



FlexRay







FlexRay

- communication protocol for distributed components in cars
- used in BMW X 5 and BMW's 7 series for X-by-wire
- developed by: BMW, Bosch, Daimler, Freescale, General Motors, NXP Semiconductors, Volkswagen, et al.


FlexRay Network



Case Study: FlexRay Physical Layer Protocol




Case Study: FlexRay Physical Layer Protocol



The only (but important) source of time in the model: the two oscillators

Error Sources in Communication Scenario



Sources of error:

jitter:


- clock drift
- variance in delay
- unstable value in sampling interval (setup/hold)

glitches:

- bits flipped on the bus

Why is Non-synchronized Hardware a Challenge?


Register Semantics



Value at input has to be stable in $[ck-t_s, ck+t_h]$


- τ = cycle time
- $t_{p-min/max}$ = delay of voltage change and signal propagation
- $t_{s/h}$ = hold and setup times of the register

Protocol Architecture




Encoding (ENC) Frames

Transmission
start
sequence
TSS



Frame coding in static segment


Encoding (ENC) Frames



Frame coding in static segment


Encoding (ENC) Frames

Transmission start sequence TSS
Frame start sequence FSS
Byte start sequence BSS




Frame coding in static segment

Encoding (ENC) Frames




Frame coding in static segment

Encoding (ENC) Frames




Frame coding in static segment

Encoding (ENC) Frames




Frame coding in static segment

Protocol Architecture




- Add redundancy: send each bit for 8 cycles (bit cell)
- Flatten: take majority of last 5 samples (voting window size 5)
- Remove redundancy: pick 5th voted value from each bit cell

Protocol Architecture



- **Add redundancy**: send each bit for 8 cycles (bit cell)
- Flatten: take majority of last 5 samples (voting window size 5)
- Remove redundancy: pick 5th voted value from each bit cell

Protocol Architecture




- **Add redundancy**: send each bit for 8 cycles (bit cell)

Stream: 1 = Bus:

1	1	1	1	1	1	1	1	1
---	---	---	---	---	---	---	---	---

- Flatten: take majority of last 5 samples (voting window size 5)
- Remove redundancy: pick 5th voted value from each bit cell

Protocol Architecture




- **Add redundancy:** send each bit for 8 cycles (bit cell)


Stream: 10 = Bus:

1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---


- Flatten: take majority of last 5 samples (voting window size 5)
- Remove redundancy: pick 5th voted value from each bit cell



- Add redundancy: send each bit for 8 cycles (bit cell)
- Flatten: take majority of last 5 samples (voting window size 5)
- Remove redundancy: pick 5th voted value from each bit cell



- Add redundancy: send each bit for 8 cycles (bit cell)
- Flatten: take majority of last 5 samples (voting window size 5)
E.g.: ... 1 1 1 1 1 = 1
- Remove redundancy: pick 5th voted value from each bit cell




- Add redundancy: send each bit for 8 cycles (bit cell)
- **Flatten**: take majority of last 5 samples (voting window size 5)
E.g.: ...

1	1	1	1	1	0
---	---	---	---	---	---

 = 1
- Remove redundancy: pick 5th voted value from each bit cell


Protocol Architecture



- Add redundancy: send each bit for 8 cycles (bit cell)
- **Flatten**: take majority of last 5 samples (voting window size 5)
E.g.: ...

1	1	1	1	1	0	0
---	---	---	---	---	---	---

 = 1
- Remove redundancy: pick 5th voted value from each bit cell




- Add redundancy: send each bit for 8 cycles (bit cell)
- **Flatten**: take majority of last 5 samples (voting window size 5)
E.g.: ...

1	1	1	1	1	0	0	0
---	---	---	---	---	---	---	---

 = 0
- Remove redundancy: pick 5th voted value from each bit cell


Protocol Architecture



- Add redundancy: send each bit for 8 cycles (bit cell)
- **Flatten**: take majority of last 5 samples (voting window size 5)
E.g.: ...

1	1	1	1	1	0	0	0	0
---	---	---	---	---	---	---	---	---

 = 0
- Remove redundancy: pick 5th voted value from each bit cell




- Add redundancy: send each bit for 8 cycles (bit cell)
- **Flatten**: take majority of last 5 samples (voting window size 5)
E.g.: ...

1	1	1	1	1	0	0	0	0	1
---	---	---	---	---	---	---	---	---	---

 = 0
- Remove redundancy: pick 5th voted value from each bit cell


Protocol Architecture



- Add redundancy: send each bit for 8 cycles (bit cell)
- **Flatten**: take majority of last 5 samples (voting window size 5)
E.g.: ...


1	1	1	1	1	0	0	0	0	1	0
---	---	---	---	---	---	---	---	---	---	---

 = 0
- Remove redundancy: pick 5th voted value from each bit cell



- Add redundancy: send each bit for 8 cycles (bit cell)
- Flatten: take majority of last 5 samples (voting window size 5)
- Remove redundancy: pick 5th voted value from each bit cell

Example: FlexRay Physical Layer Protocol



Modeling: Sender / Receiver Partition

partition model into sender / receiver
→ just 2 clocks needed



Modeling: Sender / Receiver Partition

partition model into sender / receiver

→ just 2 clocks needed

model hardware and protocol

independently

→ separation of concerns, better
adaptability

Modeling: Sender / Receiver Partition

partition model into sender / receiver

→ just 2 clocks needed

model hardware and protocol
independently

→ separation of concerns, better
adaptability

keep hardware parameterized

→ better adaptability, exploration of
hardware requirements

Modeling: Sender / Receiver Partition

partition model into sender / receiver

→ just 2 clocks needed

model hardware and protocol
independently

→ separation of concerns, better
adaptability

keep hardware parameterized

→ better adaptability, exploration of
hardware requirements

> 10^{600} different FlexRay messages

→ use nondeterminism for state space
reduction

Position of glitch more important than number of glitches

- easy to destroy message using just 3 meanly placed glitches
- message survives hundreds of nicely placed glitches
- environment independent of protocol → glitches independent of protocol
- *pattern*: relative position of glitches to each other
- pattern of glitches matters

Position of glitch more important than number of glitches

- easy to destroy message using just 3 meanly placed glitches
- message survives hundreds of nicely placed glitches
- environment independent of protocol → glitches independent of protocol
- *pattern*: relative position of glitches to each other
- pattern of glitches matters

The protocol tolerates

- 1 glitch in every sequence of 4 consecutive samples (1 out of 4)
- 2 arbitrarily placed glitches in 88 consecutive samples (at most 2)

Note: one message \approx 21.000 samples

The protocol tolerates

- 1 glitch in every sequence of 4 consecutive samples (1 out of 4)

E.g.: ...

z				z		z
---	--	--	--	---	--	---

 ...

- 2 arbitrarily placed glitches in 88 consecutive samples (at most 2)

Note: one message \approx 21.000 samples

Contribution: Guaranteed Glitch Tolerance

The protocol tolerates

- 1 glitch in every sequence of 4 consecutive samples (1 out of 4)

E.g.: ...

z			
---	--	--	--

 z ...

- 2 arbitrarily placed glitches in 88 consecutive samples (at most 2)

Note: one message \approx 21.000 samples

The protocol tolerates

- 1 glitch in every sequence of 4 consecutive samples (1 out of 4)

E.g.: ...

⚡			⚡		⚡
---	--	--	---	--	---

 ...

- 2 arbitrarily placed glitches in 88 consecutive samples (at most 2)

Note: one message \approx 21.000 samples

Contribution: Guaranteed Glitch Tolerance

The protocol tolerates

- 1 glitch in every sequence of 4 consecutive samples (1 out of 4)

E.g.: ...

z				z		z
---	--	--	--	---	--	---

 ...

- 2 arbitrarily placed glitches in 88 consecutive samples (at most 2)

Note: one message \approx 21.000 samples

Contribution: Guaranteed Glitch Tolerance

The protocol tolerates

- 1 glitch in every sequence of 4 consecutive samples (1 out of 4)

E.g.: ...

z				z		z
---	--	--	--	---	--	---

 ...


- 2 arbitrarily placed glitches in 88 consecutive samples (at most 2)

Note: one message \approx 21.000 samples

Contribution: Guaranteed Glitch Tolerance

The protocol tolerates

- 1 glitch in every sequence of 4 consecutive samples (1 out of 4)

E.g.: ...  ...

- 2 arbitrarily placed glitches in 88 consecutive samples (at most 2)

Note: one message \approx 21.000 samples

The protocol tolerates

- 1 glitch in every sequence of 4 consecutive samples (1 out of 4)
- 2 arbitrarily placed glitches in 88 consecutive samples (at most 2)

Note: one message \approx 21.000 samples

The protocol tolerates

- 1 glitch in every sequence of 4 consecutive samples (1 out of 4)
- 2 arbitrarily placed glitches in 88 consecutive samples (at most 2)

E.g.: ...

	⚡		⚡			
--	---	--	---	--	--	--

 ...

Note: one message \approx 21.000 samples

Contribution: Parameter Exploration

Parameter exploration using binary search:
boundaries for variation of a single parameter


glitch tolerance	delay variance
(1 out of 4)	$1.435ns \rightarrow 7.6075ns$
(2 out of 88)	$1.435ns \rightarrow 7.6075ns$
(1 at most)	$1.435ns \rightarrow 12.020ns$

glitch tolerance	deviation of clock from standard rate
(1 out of 4)	$0.15\% \rightarrow 0.46\%$
(2 out of 88)	$0.15\% \rightarrow 0.46\%$
(1 at most)	$0.15\% \rightarrow 1.09\%$
(no glitches)	$0.15\% \rightarrow 1.74\%$

Contribution: Glitch Tolerance vs. Voting Window Size

Voting window size of

- 3, tolerates 1 glitch in every sequence of 3 consecutive samples.

E.g.: 

- 5, tolerates 1 glitch in every sequence of 4 consecutive samples.

E.g.: 


- 7, tolerates 1 glitch in every sequence of 5 consecutive samples.

- 9, tolerates 1 glitch in every sequence of 6 consecutive samples.


Contribution: Glitch Tolerance vs. Voting Window Size

Voting window size of

- 3, tolerates 1 glitch in every sequence of 3 consecutive samples.

E.g.:  A horizontal sequence of 10 square boxes representing samples. The first and last boxes contain three dots (...). The third box contains a glitch symbol (a lightning bolt with a diagonal slash). The remaining boxes are empty.

- 5, tolerates 1 glitch in every sequence of 4 consecutive samples.

E.g.:  A horizontal sequence of 10 square boxes representing samples. The first and last boxes contain three dots (...). The second and sixth boxes contain a glitch symbol (a lightning bolt with a diagonal slash). A blue rectangular box highlights the four samples from the second to the fifth, illustrating a voting window of size 4.


- 7, tolerates 1 glitch in every sequence of 5 consecutive samples.

- 9, tolerates 1 glitch in every sequence of 6 consecutive samples.


Contribution: Glitch Tolerance vs. Voting Window Size

Voting window size of

- 3, tolerates 1 glitch in every sequence of 3 consecutive samples.

E.g.: 

- 5, tolerates 1 glitch in every sequence of 4 consecutive samples.

E.g.: 


- 7, tolerates 1 glitch in every sequence of 5 consecutive samples.

- 9, tolerates 1 glitch in every sequence of 6 consecutive samples.


Contribution: Glitch Tolerance vs. Voting Window Size

Voting window size of

- 3, tolerates 1 glitch in every sequence of 3 consecutive samples.

E.g.: 

- 5, tolerates 1 glitch in every sequence of 4 consecutive samples.

E.g.: 


- 7, tolerates 1 glitch in every sequence of 5 consecutive samples.

- 9, tolerates 1 glitch in every sequence of 6 consecutive samples.


Contribution: Glitch Tolerance vs. Voting Window Size

Voting window size of

- 3, tolerates 1 glitch in every sequence of 3 consecutive samples.

E.g.: A horizontal sequence of 10 rectangular boxes representing samples. The first and last boxes contain an ellipsis (...). The third box contains a lightning bolt symbol (⚡), representing a glitch. The remaining seven boxes are empty.

- 5, tolerates 1 glitch in every sequence of 4 consecutive samples.

E.g.: A horizontal sequence of 10 rectangular boxes representing samples. The first and last boxes contain an ellipsis (...). The second and sixth boxes contain a lightning bolt symbol (⚡), representing glitches. The remaining six boxes are empty.


- 7, tolerates 1 glitch in every sequence of 5 consecutive samples.

- 9, tolerates 1 glitch in every sequence of 6 consecutive samples.


Contribution: Glitch Tolerance vs. Voting Window Size

Voting window size of

- 3, tolerates 1 glitch in every sequence of 3 consecutive samples.

E.g.: A horizontal sequence of 10 rectangular boxes representing samples. The first and last boxes contain an ellipsis (...). The third box from the left contains a lightning bolt symbol (⚡), representing a glitch. The remaining seven boxes are empty.

- 5, tolerates 1 glitch in every sequence of 4 consecutive samples.

E.g.: A horizontal sequence of 10 rectangular boxes representing samples. The first and last boxes contain an ellipsis (...). The second and sixth boxes from the left contain a lightning bolt symbol (⚡), representing glitches. The remaining six boxes are empty.

- 7, tolerates 1 glitch in every sequence of 5 consecutive samples.

- 9, tolerates 1 glitch in every sequence of 6 consecutive samples.

Loc		Clock zone
l_0	\mapsto	$0 \leq x < 4$
l_1	\mapsto	$8 \leq x < 15 \vee 16 < y - x \leq 23$
l_2	\mapsto	$x = 42 \vee y = 45$
...		...

UPPAAL - A Tool Suite for Automatic Verification of Real-Time Systems

Bengtsson, Larsen, Larsson, Pettersson, Yi – 1995

The Tool KRONOS

Daws, Olivero, Tripakis, Yovine – 1995

Difference Bound Matrix (DBM)

The clock zone

$$x_1 - x_2 \leq 1 \wedge 2 \leq x_1 \leq 3 \wedge x_2 < 3$$


can be represented by the following canonical DBM:

$+ \setminus -$	x_0	x_1	x_2
x_0	$(0, \leq)$	$(-2, \leq)$	$(-1, \leq)$
x_1	$(3, \leq)$	$(0, \leq)$	$(1, \leq)$
x_2	$(3, <)$	$(1, <)$	$(0, \leq)$


Timing Assumptions and Verification of Finite-State Concurrent Systems

Dill – 1990


New Data Structure: Clock Zone Maps



Clock Zone Maps



Clock Zone Maps




location \mapsto zones

l_1	l_0	clock zone
0	0	true
0	1	$c \geq 5 \wedge c < 10$
1	0	true
1	1	$c \geq 5 \wedge c < 10$

Clock Zone Maps

Novel state space representation:
mapping from clock zones (DBMs) to ROBDDs



location \mapsto zones

l_1	l_0	clock zone
0	0	true
0	1	$c \geq 5 \wedge c < 10$
1	0	true
1	1	$c \geq 5 \wedge c < 10$

zone \mapsto locations

clock zone	l_1	l_0
true	0	0
true	1	0
$c \geq 5 \wedge c < 10$	0	1
$c \geq 5 \wedge c < 10$	1	1


Making the Right Cut in Model Checking Data-Intensive Timed Systems

Ehlers, Gerke, Peter

12th International Conference on Formal Engineering Methods (ICFEM 2010)

Clock Zone Maps

Novel state space representation:
mapping from clock zones (DBMs) to ROBDDs




location \mapsto zones

l_1	l_0	clock zone
0	0	true
0	1	$c \geq 5 \wedge c < 10$
1	0	true
1	1	$c \geq 5 \wedge c < 10$

zone \mapsto locations

clock zone	l_1	l_0
true	0	0
true	1	0
$c \geq 5 \wedge c < 10$	0	1
$c \geq 5 \wedge c < 10$	1	1

Clock zone map (CZM) of the reachable state space:



CZM Fixed Point Algorithm

Preparation

For every guard/reset pair, encode the discrete transitions as a BDD.

Let R_i be the CZM representing the states reachable in $\leq i$ steps.

Fixed Point Algorithm

$i := 0$

Do repeat

$R_{i+1} := R_i$

For every reachable clock zone z (i.e., \forall keys from R_i)

For every guard/reset pair,

$L_i := BDD(transition) \wedge R_i(z)$

For every combination of invariants,

$R_{i+1} := R_{i+1} \cup (BDD(invariants) \wedge L_i)$

$i := i + 1$

Until $R_i = R_{i-1}$

State Space Representation:

Map clock zones to location sets


Reachability Model Checking:

Group transitions by guard/reset pairs;
Group locations by combinations of invariants

Promising Experimental Results:


Data-intensive systems with many locations,
but little timing-related behavior

New Data Structure: Constraint Matrix Diagrams



Constraint Matrix Diagrams (CMDs)


Locations are represented as boolean constraints (boolean functions) represented by **ROBDDs** in the constraint matrices



Fully Symbolic Timed Model Checking using Constraint Matrix Diagrams

Ehlers, Fass, Gerke, and Peter


31st IEEE Real-Time Systems Symposium (RTSS 2010)

CMD M Convex clock zone z

$$2 < x_1 < 3 \quad \wedge$$

$$4 < x_2 < 5 \quad \wedge$$


$$5 < x_2 - x_1 < 7$$

CMD $M \vee z$ Convex clock zone z


$$2 < x_1 < 3 \quad \wedge$$

$$4 < x_2 < 5 \quad \wedge$$

$$5 < x_2 - x_1 < 7$$

CMD $M \vee z$ Convex clock zone z

$$\begin{aligned}
 & 2 < x_1 < 3 \quad \wedge \\
 & 4 < x_2 < 5 \quad \wedge \\
 & 5 < x_2 - x_1 < 7
 \end{aligned}$$

CMD $M \vee z$ Convex clock zone z

$$2 < x_1 < 3 \quad \wedge$$


$$4 < x_2 < 5 \quad \wedge$$

$$5 < x_2 - x_1 < 7$$

$$4 < x_1 < 5$$

$$7 < x_2 < 8$$


$$5 < x_2 - x_1 < 7$$

CMD $M \vee z$ Convex clock zone z

$$2 < x_1 < 3 \quad \wedge$$

$$4 < x_2 < 5 \quad \wedge$$

$$5 < x_2 - x_1 < 7$$

CMD $M \vee z$ Convex clock zone z

$$2 < x_1 < 3 \quad \wedge$$

$$4 < x_2 < 5 \quad \wedge$$

$$5 < x_2 - x_1 < 7$$

Constraint Matrix Diagrams

- enable a fully symbolic timed reachability analysis
- combine diagram- and matrix-based approaches
- show promising results