





REVIEW: Embedded System Hardware

Embedded system hardware is frequently used in a loop (*"hardware in a loop"*):



cyber-physical systems

Microcontrollers

 Integrate several components of a microprocessor system onto one chip CPU, Memory, Timer, IO

PIC16C8X

- Low cost, small packaging
- Easy integration with circuits
- Single-purpose



- 3 -

Application Specific Circuits (ASICS) or Full Custom Circuits

- Approach suffers from
 - long design times,
 - lack of flexibility (changing standards) and
 - high costs (e.g. Mill. \$ mask costs).
- Custom-designed circuits necessary
 - if ultimate speed or
 - energy efficiency is the goal and
 - large numbers can be sold.





BF - ES

Low Power vs. Low Energy Consumption

- Minimizing power consumption important for
 - the design of the power supply
 - the design of voltage regulators
 - the dimensioning of interconnect
 - short term cooling
- Minimizing energy consumption important due to
 - restricted availability of energy (mobile systems)
 - limited battery capacities (only slowly improving)
 - very high costs of energy (solar panels, in space)
 - cooling
 - high costs
 - limited space
 - dependability
 - long lifetimes, low temperatures





Dynamic power management (DPM)

Example: STRONGARM SA1100

- RUN: operational
- IDLE: a SW routine may stop the CPU when not in use, while monitoring interrupts
- SLEEP: Shutdown of on-chip activity



Fundamentals of dynamic voltage scaling (DVS)



Variable-voltage/frequency example: INTEL Xscale



From Intel's Web Site

Low voltage, parallel operation more efficient than high voltage, sequential operation

Basic equations

Power: Maximum clock frequency: Energy to run a program: Time to run a program:

$$P \sim V_{DD}^{2},$$

$$f \sim V_{DD},$$

$$E = P \times t, \text{ with: } t = \text{runtime}$$

$$t \sim 1/f$$

Changes due to parallel processing, with α operations per clock:

Clock frequency reduced to: Voltage can be reduced to: Power for parallel processing: Power for α operations per clock: Time to run a program is still: Energy required to run program:

 $f' = f / \alpha$, $V_{DD}' = V_{DD} / \alpha$, $P^{\circ} = P / \alpha^2$ per operation, $P' = \boldsymbol{\alpha} \times P^{\circ} = P / \boldsymbol{\alpha}.$ t' = t. $E' = P' \times t = E / \alpha$ Rough Argument in favour of voltage scaling, approxi-VLIW processors, and multi-cores mations!

Application: VLIW processing and voltage scaling in the Crusoe processor

- V_{DD}: 32 levels (1.1V 1.6V)
- Clock: 200MHz 700MHz in increments of 33MHz

Scaling is triggered when CPU load change is detected by software ($\sim 1/2$ ms).

- More load: Increase of supply voltage (~20 ms/step), followed by scaling clock frequency
- Less load: reduction of clock frequency, followed by reduction of supply voltage

Worst case (1.1V to 1.6V V_{DD} , 200MHz to 700MHz) takes 280 ms

Result (as published by transmeta)

Pentium

Crusoe



Running the same multimedia application.

[www.transmeta.com]

BF - ES

Digital Signal Processing (DSP)

Example: Filtering



Filtering in digital signal processing



$$= \sum_{k=0}^{n-1} w_{s-k} * a_k$$

outer loop over sampling times t_s

{ MR:=0; A1:=1; A2:=s-1;
MX:=
$$w[s]$$
; MY:= $a[0]$;
for (k =0; $k \le (n-1)$; k ++)
{ MR:=MR + MX * MY;
MX:= $w[A2]$; MY:= $a[A1]$;
A1++; A2--;
}
 $x[s]$:=MR;
}

DSP-Processors: multiply/accumulate (MAC) and zero-overhead loop (ZOL) instructions



Heterogeneous registers

Example (ADSP 210x):



Different functionality of registers An, AX, AY, AF, MX, MY, MF, MR

Separate address generation units (AGUs)

Example (ADSP 210x):



- Data memory can only be fetched with address contained in A,
- but this can be done in parallel with operation in main data path (takes effectively 0 time).
- A := A ± 1 also takes 0 time,
- same for A := A ± M;
- A := <immediate in instruction> requires extra instruction

Modulo addressing



Saturating arithmetic

- Returns largest/smallest number in case of over/underflows
- Example:

a	0111
b -	⊦ 1001
standard wrap around arithmetic	(1)0000
saturating arithmetic	1111
(a+b)/2: correct	1000
wrap around arithmetic	0000
saturating arithmetic + shifte	ed 0111 "almost correct"

Appropriate for DSP/multimedia applications:

- No timeliness of results if interrupts are generated for overflows
- Precise values less important
- Wrap around arithmetic would be worse.

Multimedia-Instructions/Processors

- Multimedia instructions exploit many registers, adders etc that are quite wide (32/64 bit),
- whereas most multimedia data types are narrow (e.g. 8 bit per color, 16 bit per audio sample per channel)
- 2-8 values can be stored per register and added. E.g.:



Key idea of very long instruction word (VLIW) computers

- Instructions included in long instruction packets.
 Instruction packets are assumed to be executed in parallel.
- Fixed association of packet bits with functional units.

< instruction packet >					
instruction 1	instruction 2	instruction 3	instruction 4		
\bigvee	· · · · · · · · · · · · · · · · · · ·	\mathbf{V}	V		
floating point unit	integer unit	integer unit	memory unit		

Very long instruction word (VLIW) architectures

- Very long instruction word ("instruction packet") contains several instructions, all of which are assumed to be executed in parallel.
- Compiler is assumed to generate these "parallel" packets
- Complexity of finding parallelism is moved from the hardware (RISC/CISC processors) to the compiler; Ideally, this avoids the overhead (silicon, energy, ..) of identifying parallelism at run-time.
- A lot of expectations into VLIW machines
- Explicitly parallel instruction set computers (EPICs) are an extension of VLIW architectures: parallelism detected by compiler, but no need to encode parallelism in 1 word.

Large # of delay slots, a problem of VLIW processors



Large # of delay slots, a problem of VLIW processors



Large # of delay slots, a problem of VLIW processors



The execution of many instructions has been started before it is realized that a branch was required.

Nullifying those instructions would waste compute power

- Executing those instructions is declared a feature, not a bug.
- How to fill all "delay slots" with useful instructions?
- Avoid branches wherever possible.
 BF ES

Predicated execution: Implementing IF-statements "branch-free"

Conditional Instruction "[c] I" consists of:

- condition c
- instruction I

c = true => I executed c = false => NOP

Predicated execution: Implementing IF-statements "branch-free": TI C6x

if (c)
{ a = x + y;
 b = x + z;
}
else
{ a = x - y;
 b = x - z;
}

Conditional branch	<u> </u>	F
[c] B L1 NOP 5 B L2 NOP 4 SUB x,y,a SUB x,z,b L1: ADD x,y,a ADD x,z,b		

[c] ADD x,y,a [[c] ADD x,z,b [[c] SUB x,y,a [[[c] SUB x,z,b

max. 12 cycles

1 cycle

EPIC: TMS 320C6xx as an example

1 Bit per instruction encodes end of parallel exec.



Parallel execution cannot span several packets.

BF - ES