## Embedded Systems



## REVIEW: Embedded System Hardware

Embedded system hardware is frequently used in a loop ("hardware in a loop"):


## Microcontrollers

- Integrate several components of a microprocessor system onto one chip CPU, Memory, Timer, IO
- Low cost, small packaging
- Easy integration with circuits
- Single-purpose


PIC16C8X

## Application Specific Circuits (ASICS) or Full Custom Circuits

- Approach suffers from
- long design times,
- lack of flexibility (changing standards) and
- high costs
(e.g. Mill. \$ mask costs).
- Custom-designed circuits necessary
- if ultimate speed or

- energy efficiency is the goal and
- large numbers can be sold.



## Low Power vs. Low Energy Consumption

- Minimizing power consumption important for
- the design of the power supply
- the design of voltage regulators
- the dimensioning of interconnect
- short term cooling
- Minimizing energy consumption important due to
- restricted availability of energy (mobile systems)
- limited battery capacities (only slowly improving)
- very high costs of energy (solar panels, in space)
- cooling
- high costs
- limited space

- dependability
- long lifetimes, low temperatures


## Dynamic power management (DPM)

## Example: STRONGARM SA1100

- RUN: operational
- IDLE: a SW routine may stop the CPU when not in use, while monitoring interrupts
- SLEEP: Shutdown of on-chip activity



## Fundamentals of dynamic voltage scaling (DVS)


[Courtesy,
Yasuura, 2000]

Power consumption of CMOS circuits (ignoring leakage):
$P=\alpha C_{L} V_{d d}^{2} f$ with
$\alpha$ : switching activity
$C_{L}$ : load capacitance
$V_{d d}$ : supply votage

Delay for CMOS circuits:
$\tau=k C_{L} \frac{V_{d d}}{\left(V_{d d}-V_{t}\right)^{2}}$ with
$V_{t}$ :threshholdvoltage
$\left(V_{t}<\right.$ than $\left.V_{d d}\right)$

## Variable-voltage/frequency example: INTEL Xscale



OS should schedule distribution of the energy budget.

## Low voltage, parallel operation more efficient than high voltage, sequential operation

## Basic equations

Power:
Maximum clock frequency:
Energy to run a program:
Time to run a program:

$$
\begin{gathered}
P \sim V_{D D}{ }^{2}, \\
f \sim V_{D D}, \\
E=P \times t, \text { with: } t=\text { runtime } \\
t \sim 1 / f
\end{gathered}
$$

Changes due to parallel processing, with $\alpha$ operations per clock:
Clock frequency reduced to:
Voltage can be reduced to:
Power for parallel processing:

$$
P^{\circ}=P / \boldsymbol{\alpha}^{2} \text { per operation, }
$$

Power for $\alpha$ operations per clock:
Time to run a program is still:

$$
\begin{gathered}
f^{\prime}=f / \alpha, \\
V_{D D}=V_{D D} / \alpha,
\end{gathered}
$$

$$
P^{\prime}=\boldsymbol{\alpha} \times P^{\circ}=P / \boldsymbol{\alpha}
$$

$$
t^{\prime}=t
$$

Energy required to run program:

- Argument in favour of voltage scaling,

VLIW processors, and multi-cores

## Application: VLIW processing and voltage scaling in the Crusoe processor

- $V_{D D}$ : 32 levels (1.1V-1.6V)
- Clock: $200 \mathrm{MHz}-700 \mathrm{MHz}$ in increments of 33 MHz

Scaling is triggered when CPU load change is detected by software ( $\sim 1 / 2 \mathrm{~ms}$ ).

- More load: Increase of supply voltage ( $\sim 20 \mathrm{~ms} /$ step), followed by scaling clock frequency
- Less load: reduction of clock frequency, followed by reduction of supply voltage

Worst case (1.1V to $1.6 \mathrm{~V} V_{D D}, 200 \mathrm{MHz}$ to 700 MHz ) takes 280 ms

```
BF - ES
```


## Result (as published by transmeta)

## Pentium

## Crusoe



Running the same multimedia application.
[www.transmeta.com]

## Digital Signal Processing (DSP)

## Example: Filtering



## Filtering in digital signal processing



## DSP-Processors: multiply/accumulate (MAC) and zero-overhead loop (ZOL) instructions



## Heterogeneous registers

## Example (ADSP 210x):



Different functionality of registers An, AX, AY, AF,MX, MY, MF, MR

## Separate address generation units (AGUs)

## Example (ADSP 210x):



- Data memory can only be fetched with address contained in A,
- but this can be done in parallel with operation in main data path (takes effectively 0 time).
- $\mathrm{A}:=\mathrm{A} \pm 1$ also takes 0 time,
- same for $A:=A \pm M$;
- $A:=$ <immediate in instruction> requires extra instruction


## Modulo addressing

sliding window


## Saturating arithmetic

- Returns largest/smallest number in case of over/underflows
- Example:

| a | 0111 |
| :--- | :--- |
| b | $+\quad 1001$ |
| standard wrap around arithmetic | $(1) 0000$ |
| saturating arithmetic | 1111 |
| $\mathbf{( a + b ) / \mathbf { 2 } :}$ | correct |
|  | wrap around arithmetic |
|  | saturating arithmetic + shifted |
|  | 0000 |
|  | 0111 ,almost correct" |

- Appropriate for DSP/multimedia applications:
- No timeliness of results if interrupts are generated for overflows
- Precise values less important
- Wrap around arithmetic would be worse.

BF - ES

## Multimedia-Instructions/Processors

- Multimedia instructions exploit many registers, adders etc that are quite wide (32/64 bit),
- whereas most multimedia data types are narrow
(e.g. 8 bit per color, 16 bit per audio sample per channel)
- $2-8$ values can be stored per register and added. E.g.:


BF - ES

## Key idea of very long instruction word (VLIW) computers

- Instructions included in long instruction packets. Instruction packets are assumed to be executed in parallel.
- Fixed association of packet bits with functional units.
$\leftarrow$ instruction packet



## Very long instruction word (VLIW) architectures

- Very long instruction word ("instruction packet") contains several instructions, all of which are assumed to be executed in parallel.
- Compiler is assumed to generate these "parallel" packets
- Complexity of finding parallelism is moved from the hardware (RISC/CISC processors) to the compiler; Ideally, this avoids the overhead (silicon, energy, ..) of identifying parallelism at run-time.
- A lot of expectations into VLIW machines
- Explicitly parallel instruction set computers (EPICs) are an extension of VLIW architectures: parallelism detected by compiler, but no need to encode parallelism in 1 word.


## Large \# of delay slots, a problem of VLIW processors



## Large \# of delay slots, a problem of VLIW processors



## Large \# of delay slots, a problem of VLIW processors



The execution of many instructions has been started before it is realized that a branch was required.
Nullifying those instructions would waste compute power
Executing those instructions is declared a feature, not a bug.
How to fill all "delay slots" with useful instructions?
Avoid branches wherever possible.

## Predicated execution: Implementing IF-statements „branch-free"

Conditional Instruction „[c] I" consists of:

- condition c
- instruction I
$c=$ true $=>~ l ~ e x e c u t e d ~$
$c=$ false => NOP

Predicated execution:
Implementing IF-statements „branch-free":
TI C6x
if (c)
$\{a=x+y ;$
$\mathrm{b}=\mathrm{x}+\mathrm{z}$;
\}
else
\{ $a=x-y$; $\mathrm{b}=\mathrm{x}-\mathrm{z}$;
\}

max. 12 cycles

Predicated execution
[c] ADD $x, y, a$
|| [c] ADD x,z,b
|| [!c] SUB $x, y, a$
|| [!c] SUB $x, z, b$

## EPIC: TMS 320C6xx as an example

1 Bit per instruction encodes end of parallel exec.

| 31 | 031 |  | 31 | 0 | 31 |  | 31 |  | 31 | 0 | 31 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 0 | 1 |  | 1 |  | 0 |  | 1 |  | 1 |  |  |

Instr. Instr. Instr. Instr. Instr. Instr. Instr.
A
B
C
D
E
F
G

| Cycle | Instruction |  | Instructions B, C and D use <br> disjoint functional units, |
| :--- | :--- | :--- | :--- |
| 1 | A |  |  |
| cross paths and other data |  |  |  |

Parallel execution cannot span several packets.

