## Embedded Systems



## REVIEW: Embedded System Hardware

Embedded system hardware is frequently used in a loop (,,hardware in a loop"):


## REVIEW: Standard layout of sensor systems

Sensor $\rightarrow$ Amplifier $\rightarrow$\begin{tabular}{c}
Sample <br>
and hold

$\rightarrow$

A/D <br>
conversion
\end{tabular}

- Sensor: detects/measures entity and converts it to electrical domain
- May entail ES-controllable actuation: e.g. charge transfer in CCD
- Amplifier: adjusts signal to the dynamic range of the $A / D$ conversion
- Often dynamically adjustable gain: e.g. ISO settings at digital cameras, input gain for microphones (sound or ultrasound), extremely wide dynamic ranges in seismic data logging
- Sample + hold: samples signal at discrete time instants
- A/D conversion: converts samples to digital domain


## Discretization of time

$V_{e}$ is a mapping $\mathbb{R} \rightarrow \mathbb{R}$


$V_{x}$ is a sequence of values or a mapping $\mathbb{Z} \rightarrow \mathbb{R}$

Discrete time: sample and hold-devices.
Ideally: width of clock pulse -> 0

## Sample and Hold



## Discretization of values: A/D-converters

1. Flash A/D converter (1)

- Basic element: analog comparator

- Output = ' 1 ' if voltage at input + exceeds that at input -.
- Output = '0' if voltage at input - exceeds that at input +.
- Idea:
- Generate $n$ different voltages by voltage divider (resistors), e.g. $\mathrm{V}_{\text {ref }}, 3 / 4 \mathrm{~V}_{\text {ref }}, 1 / 2 \mathrm{~V}_{\text {ref }}, 1 / 4 \mathrm{~V}_{\text {ref }}$.
- Use $n$ comparators for parallel comparison of input voltage $\mathrm{V}_{\mathrm{x}}$ to these voltages.
- Encoder to compute digital output.


## Discretization of values: A/D-converters

1. Flash A/D converter (2)


- Parallel comparison with reference voltage
- Applications: e.g. in video processing


## Discretization of values

2. Successive approximation

[^0]- Set MSB='1'
- if too large: reset MSB
- Set MSB-1='1'
- if too large: reset MSB-1


## Successive approximation (2)



## Digital-to-Analog (D/A) Converters

- Convert digital value to conductivity proportional to the digital value



## Operational amplifier

- Use operational amplifier to convert conductivity to voltage: $V=-V_{\text {ref }} R_{2} / R_{1}$



## Digital-to-Analog (D/A) Converters (3)



## Design Issues with Sensors

- Calibration
- Relating measurements to the physical phenomenon
- Can dramatically increase manufacturing costs
- Nonlinearity
- Measurements may not be proportional to physical phenomenon
- Correction may be required
- Feedback can be used to keep operating point in the linear region
- Sampling
- Aliasing
- Missed events
- Noise
- Analog signal conditioning
- Digital filtering
- Introduces latency


## Aliasing



- Periods of $p=8,4,1$
- Indistinguishable if sampled at integer times, $p_{s}=1$


## Aliasing

Nyquist criterion (sampling theory):
Aliasing can be avoided if we restrict the frequencies of the incoming signal to less than half of the sampling rate.
$p_{s}<1 / 2 p_{N}$ where $p_{N}$ is the period of the "fastest" sine wave or $f_{s}>2 f_{N}$ where $f_{N}$ is the frequency of the "fastest" sine wave
$f_{N}$ is called the Nyquist frequency, $f_{s}$ is the sampling rate.

See e.g. [Oppenheim/Schafer, 2009]

## Graphics



## Anti-aliasing filter

A filter is needed to remove high frequencies


## Possible to reconstruct input signal?



- Assuming Nyquist criterion met
- Let $\left\{t_{s}\right\}, s=\ldots,-1,0,1,2, \ldots$ be times at which we sample $g(t)$
- Assume a constant sampling rate of $1 / p_{s}\left(\forall s: p_{s}=t_{s+1}-t_{s}\right)$.
- According to sampling theory, we can approximate the input signal using the Shannon-Whittaker interpolation:
$z(t)=\sum_{s=-\infty}^{\infty} \frac{y\left(t_{s}\right) \sin \frac{\pi}{p_{s}}\left(t-t_{s}\right)}{\frac{\pi}{p_{s}}\left(t-t_{s}\right)} \quad \begin{gathered}\text { Weighting factor } \\ \text { for influence of } \\ y\left(t_{s}\right) \text { at time } t\end{gathered}$

Weighting factor for influence of $y\left(t_{s}\right)$ at time $t$

$$
\operatorname{sinc}\left(t-t_{S}\right)=\frac{\sin \left(\frac{\pi}{p_{s}}\left(t-t_{S}\right)\right)}{\frac{\pi}{p_{s}}\left(t-t_{S}\right)}
$$



Contributions from the various sampling instances


BF - ES

## (Attempted) reconstruction of input signal



How to compute the $\operatorname{sinc}($ ) function?

$$
z(t)=\sum_{s=-\infty}^{\infty} \frac{y\left(t_{s}\right) \sin \frac{\pi}{T_{s}}\left(t-t_{s}\right)}{\frac{\pi}{T_{s}}\left(t-t_{s}\right)}
$$

- Filter theory: The required interpolation is performed by an ideal low-pass filter (sinc is the Fourier transform of the lowpass filter transfer function)



Filter removes high frequencies present in $y(t)$

How precisely are we reconstructing the input?

$$
z(t)=\sum_{s=-\infty}^{\infty} \frac{y\left(t_{s}\right) \sin \frac{\pi}{T_{s}}\left(t-t_{s}\right)}{\frac{\pi}{T_{s}}\left(t-t_{s}\right)}
$$

- Sampling theory:


## - Reconstruction using sinc () is precise

- However, it may be impossible to really compute $z(t)$


## Limitations

$$
z(t)=\sum_{s=-\infty}^{\infty} \frac{y\left(t_{s}\right) \sin \frac{\pi}{T_{s}}\left(t-t_{s}\right)}{\frac{\pi}{T_{s}}\left(t-t_{s}\right)}
$$

- Actual filters do not compute sinc( )

In practice, filters are used as an approximation.
Computing good filters is an art itself!

- All samples must be known to reconstruct $e(t)$ or $g(t)$.

Waiting indefinitely before we can generate output!
In practice, only a finite set of samples is available.

- Actual signals are never perfectly bandwidth limited.
- Quantization noise cannot be removed.


## Actuators and output

- Huge variety of actuators and outputs
- Two base types:
- analogue drive
(requires D/A conversion, unless on/off sufficient)
- CRTs, speakers, electrical motors with collector
- electromagnetic (e.g., coils) or electrostatic drives
- piezo drives
- digital drive (requires amplification only)
- LEDs
- stepper motors
- relais, electromagnetic valve (if actuation slope irrelevant)

Micromotors

(© MCNC)

(TU Berlin)

## Interfaces



Stellaris $®$ LM3S8962 evaluation board

## Interfaces

- Pulse width modulation (PWM)
- General-Purpose Digital I/O (GPIO)

- Parallel
- Multiple data lines transmitting data
- Ex: PCI, ATA, CF cards, Bus
- Serial
- Single data line transmitting data
- Ex: USB, SATA, SD cards,



## Example Using a Serial Interface

In an Atmel AVR 8-bit microcontroller, to send a byte over a serial port, the following C code will do:

```
while(!(UCSROA & 0x20));
```

```
UDRO = x;
```

- $x$ is a variable of type uint8.
- UCSR0A and UDR0 are variables defined in header.
- They refer to memory-mapped registers.


## Send a Sequence of Bytes

```
for(i = 0; i < 8; i++) {
    while(!(UCSROA & 0x20));
    UDRO = x[i];
}
```

How long will this take to execute? Assume:

- 57600 baud serial speed.
- 8/57600 = 139 microseconds.
- Processor operates at 18 MHz .

Each while loop will consume 2500 cycles.

## Input Mechanisms in Software

- Polling
- Main loop checks each I/O device periodically.
- If input is ready, processor initiates communication.
- Interrupts
- External hardware alerts the processor that input is ready.
- Processor suspends what it is doing, invokes an interrupt service routine (ISR).



## Timed Interrupt



## Example: <br> Do something for 2 seconds then stop

```
volatile uint timer_count = 0;
void ISR(void) i)
    if(timer_seunt != 0)
            timer_count--;
    }
}
int main(void) { volatile: C keyword to tell the
    // initialization code compiler that this variable may
    SysTickIntRegister(&ISR); under the control of this program.
    #..// other init
    while(timer_count != 0) {
        ... code to run for 2 seconds Registering the ISR to be invoked
    } on every SysTick interrupt
}

\section*{Example}


\section*{Embedded System Hardware}

Embedded system hardware is frequently used in a loop ("hardware in a loop"):


\section*{Microcontrollers}
- Integrate several components of a microprocessor system onto one chip CPU, Memory, Timer, IO
- Low cost, small packaging
- Easy integration with circuits
- Single-purpose


\section*{Application Specific Circuits (ASICS) or Full Custom Circuits}
- Approach suffers from
- long design times,
- lack of flexibility
(changing standards) and
- high costs
(e.g. Mill. \$ mask costs).
- Custom-designed circuits necessary
- if ultimate speed or

- energy efficiency is the goal and
- large numbers can be sold.


\section*{Low Power vs. Low Energy Consumption}
- Minimizing power consumption important for
- the design of the power supply
- the design of voltage regulators
- the dimensioning of interconnect
- short term cooling
- Minimizing energy consumption important due to
- restricted availability of energy (mobile systems)
- limited battery capacities (only slowly improving)
- very high costs of energy (solar panels, in space)
- cooling
- high costs
- limited space
- dependability
- long lifetimes, low temperatures

\section*{Dynamic power management (DPM)}

\section*{Example: STRONGARM SA1100}
- RUN: operational
- IDLE: a SW routine may stop the CPU when not in use, while monitoring interrupts
- SLEEP: Shutdown of on-chip activity


\section*{Fundamentals of dynamic voltage scaling (DVS)}


Power consumption of CMOS circuits (ignoring leakage):

Delay for CMOS circuits:
\(P=\alpha C_{L} V_{d d}^{2} f\) with
\(\alpha\) : switching activity
\(C_{L}\) : load capacitanc e
\(\tau=k C_{L} \frac{V_{d d}}{\left(V_{d d}-V_{t}\right)^{2}}\) with
\(V_{d d}\) : supply vol tage
\(V_{t}\) : threshhold voltage
\(\left(V_{t}<\right.\) than \(\left.V_{d d}\right)\)
- 41 -

\section*{Variable-voltage/frequency example: INTEL Xscale}


\section*{Low voltage, parallel operation more efficient than high voltage, sequential operation}

\section*{Basic equations}

Power:
Maximum clock frequency:
Energy to run a program:
Time to run a program:
\(P \sim V_{D D}{ }^{2}\),
\(f \sim V_{D D}\),
\(E=P \times t\), with: \(t=\) runtime
\(t \sim 1 / f\)

Changes due to parallel processing, with \(\alpha\) operations per clock:

Clock frequency reduced to:
Voltage can be reduced to:
Power for parallel processing:
Power for \(\alpha\) operations per clock:
Time to run a program is still:
Energy required to run program:
Argument in favour of voltage scaling,
VLIW processors, and multi-cores
\(f^{\prime}=f / \alpha\),
\(V_{D D}{ }^{\prime}=V_{D D} / \alpha\),
\(P^{\circ}=P / \alpha^{2}\) per operation,
\(P^{\prime}=\boldsymbol{\alpha} \times P^{\circ}=P / \boldsymbol{\alpha}\),
\(t^{\prime}=t\),
\(E^{\prime}=P^{\prime} \times t=E / \boldsymbol{\alpha}\)
Rough approximations!

43 -

\section*{Application: VLIW processing and vol-tage scaling in the Crusoe processor}
- \(V_{D D}: 32\) levels (1.1V-1.6V)
- Clock: \(200 \mathrm{MHz}-700 \mathrm{MHz}\) in increments of 33 MHz

Scaling is triggered when CPU load change is detected by software ( \(\sim 1 / 2 \mathrm{~ms}\) ).
- More load: Increase of supply voltage (~20 ms/step), followed by scaling clock frequency
- Less load: reduction of clock frequency, followed by reduction of supply voltage

Worst case (1.1V to \(1.6 \mathrm{~V} V_{D D}, 200 \mathrm{MHz}\) to 700 MHz ) takes 280 ms

\section*{Result (as published by transmeta)}

Pentium


Running the same multimedia application.
[www.transmeta.com]

\section*{Digital Signal Processing (DSP)}

Example: Filtering


Signalat \(t=t_{s}\) (sampling points)

\section*{Filtering in digital signal processing}


\section*{DSP-Processors: multiply/accumulate (MAC) and zero-overhead loop (ZOL) instructions}

> MR:=0; A1:=1; A2:=n-2; MX:=x[n-1]; MY:=a[0];


\section*{Heterogeneous registers}

\section*{Example (ADSP 210x):}


Different functionality of registers An, AX, AY, AF,MX, MY, MF, MR

\section*{Separate address generation units (AGUs)}

Example (ADSP 210x):

- Data memory can only be fetched with address contained in A ,
- but this can be done in parallel with operation in main data path (takes effectively 0 time).
- \(A:=A \pm 1\) also takes 0 time,
- same for \(A:=A \pm M\);
- \(\mathrm{A}:=\) <immediate in instruction> requires extra instruction

\section*{Modulo addressing}

Modulo addressing:
Am \(++\equiv A m:=(A m+1) \bmod n\) (implements ring or circular buffer in memory)
\begin{tabular}{r|}
\(n\) most \\
recent \\
values
\end{tabular}\(\left\{\begin{array}{l}. . \\
x[t 1-1] \\
x[t 1] \\
x[t 1-n+1] \\
x[t 1-n+2] \\
\end{array}\right.\)
sliding window


\section*{Saturating arithmetic}
- Returns largest/smallest number in case of over/underflows
- Example:
a 0111
b \(+\quad 1001\)
standard wrap around arithmetic (1)0000
saturating arithmetic
1111
(a+b)/2: correct 1000
wrap around arithmetic
0000
saturating arithmetic + shifted 0111
- Appropriate for DSP/multimedia applications:
- No timeliness of results if interrupts are generated for overflows
- Precise values less important
- Wrap around arithmetic would be worse.

\section*{Multimedia-Instructions/Processors}
- Multimedia instructions exploit that many registers, adders etc are quite wide (32/64 bit),
- whereas most multimedia data types are narrow (e.g. 8 bit per color, 16 bit per audio sample per channel)
(-3) 2-8 values can be stored per register and added. E.g.:


\section*{Key idea of very long instruction word (VLIW) computers}
- Instructions included in long instruction packets. Instruction packets are assumed to be executed in parallel.
- Fixed association of packet bits with functional units.


\section*{Very long instruction word (VLIW) architectures}
- Very long instruction word ("instruction packet") contains several instructions, all of which are assumed to be executed in parallel.
- Compiler is assumed to generate these "parallel" packets
- Complexity of finding parallelism is moved from the hardware (RISC/CISC processors) to the compiler; Ideally, this avoids the overhead (silicon, energy, ..) of identifying parallelism at run-time.
\(\checkmark\) A lot of expectations into VLIW machines
- Explicitly parallel instruction set computers (EPICs) are an extension of VLIW architectures: parallelism detected by compiler, but no need to encode parallelism in 1 word.

\section*{Large \# of delay slots, a problem of VLIW processors}


\section*{Large \# of delay slots, a problem of VLIW processors}


\section*{Large \# of delay slots, a problem of VLIW processors}


The execution of many instructions has been started before it is realized that a branch was required.
Nullifying those instructions would waste compute power
* Executing those instructions is declared a feature, not a bug.
*- How to fill all "delay slots" with useful instructions?
Avoid branches wherever possible.```


[^0]:    Key idea: binary search:

