## Verification

Lecture 1

Bernd Finkbeiner



### Team

- Lectures: Bernd Finkbeiner, Martin Zimmermann
- Exercises: Leander Tentrup
- Discussion slots: Peter Faymonville, Michael Gerke, Felix Klein, Andrey Kupriyanov, Heinrich Ody, Markus Rabe, Hazem Torfah

## Structure

	Mon	Tue	Wed	Thu	Fri
9:0010:00	lecture	lecture	lecture	lecture	lecture
10:0011:00	group work				
11:0011:30	discussion	discussion	discussion	discussion	discussion
					BBQ
14:0015:00	lecture	lecture		lecture	lecture
15:0016:00	group work	group work		group work	group work
16:0016:30	discussion	discussion		discussion	discussion

## Groups

- Please sign up in groups of 3
- Each group has an assigned meeting room and an assigned tutor
- You meet with your tutor during your "discussion slot"

#### Exams

- Please register for the exam in LSF/HISPOS https://lsf.uni-saarland.de
- Exam: 09.10.2013, 9am
- Backup Exam: TBA
- The grade solely depends on the performance in the exam.
- You are allowed to take part in the exam if you reach at least 50% of the total points in the assignments presented in the discussion slots.

## **Course topic**

#### Algorithms for automatic verificaton of hardware and software

based on methods from

- automata theory
- logic

# Early history

Mathematical approach towards program correctness

(Turing, 1949)

- Proof rules for sequential programs
  - for a given input, does a computer program generate the correct output?
  - based on proof rules expressed in predicate logic
- Proof rules for concurrent programs
  - does the program perform correctly over an infinite run?
  - based on proof rules expressed in temporal logic
- Automated verification of concurrent programs

(Emerson, Clarke, Sifakis 1981)

- systematic state space traversal
- "model checking"

(Hoare, 1969)

(Pnueli, 1977)

## Model checking

Model checking is an automated technique that, given a model of a system and a formal property, systematically checks whether this property holds for that model.

## Model checking overview



#### Course structure

- Week 1: Hardware model checking VIS, CTL, CTL model checking, BDDs, LTL
- Week 2: Protocol verification
   SPIN, LTL model checking, bounded model checking
- Week 3: Real-time systems
   Uppaal, timed automata, DBMs, bisimulation
- Week 4: Software verification
   PiVC, deductive verification, decision procedures

# Plan for today

- The VIS model checker
- Verilog examples
- Transition systems
- CTL

## VIS

- VIS: "Verification interacting with synthesis"
- verification and synthesis system for finite-state hardware systems
- developed at University of California, Berkeley, and University of Colorado, Boulder
- system given in (subset of) Verilog
- available from http://vlsi.colorado.edu/~vis/ or as a convenient VirtualBox Appliance from the course webpage

#### Counter

module counter(clk, count);

input clk; output count; wire clk; reg [1:0] count;

 $\leftarrow$  wire = connector

 $\leftarrow$  reg = register (memory)

```
initial begin ← initialization
    count = 0;
end
```

always@(posedge clk) ← executed in every step count = count + 1;

endmodule

#### Simulation

```
vis> read_verilog counter.v
counter.v
vis> init verify
vis> sim -n 5
# vis release 2.4 (compiled Mo 2. Sep 09:09:38 CEST 2013)
# Network: counter
# Simulation vectors have been randomly generated
.inputs
.latches count<0> count<1>
.outputs count<0> count<1>
initial 0 0
.start vectors
# ; count<0> count<1> ; count<0> count<1>
; 0 0 ; 0 0
; 1 0 ; 1 0
; 0 1 ; 0 1
; 1 1 ; 1 1
; 0 0 ; 0 0
# Final State : 0 0
```

#### 3-bit counter

```
module counter(clk);
input clk;
wire clk;
wire [2:0] count;
```

counter\_cell bit0 (clk, 1, count[0]); counter\_cell bit1 (clk, count[0], count[1]); counter\_cell bit2 (clk, count[1], count[2]);

#### endmodule

## 3-bit counter

```
module counter_cell(clk, carry_in, carry_out);
   input clk;
   input carry_in;
   output carry_out;
   reg value;
                   ↓ continuous assignment
   assign carry out = value & carry in;
   initial value = 0;
   always @(posedge clk) begin
      case(value)
           0: value = carry in;
           1: if (carry in ==0) value = 1;
           else value = 0;
      endcase
   end
endmodule
```

## Arbiter

- Three requesting modules (called clients) are competing to get a bus access.
- At any point, only one module is allowed to get a bus access.
- Each client has a controller attached to it, from which an acknowledgment is given.
- All the controllers communicate with an arbiter so that at any time at most one controller gives an acknowledgment.

(See vis-2.4/examples/arbiter)

# Arbiter



```
typedef enum A, B, C, X selection;
typedef enum IDLE, READY, BUSY controller_state;
typedef enum NO_REQ, REQ, HAVE_TOKEN client_state;
module main(clk);
```

```
input clk;
output ackA, ackB, ackC;
selection wire sel;
wire active;
```

assign active = pass\_tokenA || pass\_tokenB || pass\_tokenC;

```
controller controllerA(clk, reqA, ackA, sel, pass_tokenA, A);
controller controllerB(clk, reqB, ackB, sel, pass_tokenB, B);
controller controllerC(clk, reqC, ackC, sel, pass_tokenC, C);
arbiter arbiter(clk, sel, active);
client clientA(clk, reqA, ackA);
client clientB(clk, reqB, ackB);
client clientC(clk, reqC, ackC);
```

#### endmodule

module controller(clk, req, ack, sel, pass\_token, id);
input clk, req, sel, id;
output ack, pass\_token;

selection wire sel, id;
reg ack, pass\_token;
controller\_state reg state;

```
initial state = IDLE;
initial ack = 0;
initial pass_token = 1;
```

```
wire is_selected;
assign is_selected = (sel == id);
```

```
always@(posedge clk) begin
      case(state)
       IDLE:
           if (is_selected)
              if (req)
              begin
                   state = READY;
                  pass_token = 0;
              end
              else
                  pass_token = 1;
           else
              pass_token = 0;
```

```
READY:
               begin
                  state = BUSY;
                  ack = 1;
               end
          BUSY:
               if (!req)
               begin
                  state = IDLE;
                  ack = 0;
                  pass_token = 1;
               end
          endcase
   end
endmodule
```

```
module arbiter(clk, sel, active);
   input clk, active;
   output sel;
   selection wire sel;
   selection reg state;
   initial state = A;
   assign sel = active ? state : X;
   always@(posedge clk) begin
          if (active)
              case(state)
                  A: state = B_i
                  B: state = C_i
                  C: state = A_i
               endcase
   end
endmodule
```

```
module client(clk, req, ack);
   input clk, ack;
   output req;
   reg req;
   client_state reg state;
   wire rand_choice;
   initial req = 0;
   initial state = NO REO;
   assign rand_choice = $ND(0,1);
   always@(posedge clk) begin
          case(state)
               NO REO:
                  if (rand choice)
                  begin
                     req = 1;
                     state = REQ;
                  end
```

```
REQ:
    if (ack) state = HAVE_TOKEN;
    HAVE_TOKEN:
    if (rand_choice)
        begin
        req = 0;
        state = NO_REQ;
    end
    endcase
end
endmodule
```

## Model checking

 Mutual exclusion: No two different acks are given at the same time.

```
AG ( !(ackA=1 * ackB=1 + ackB=1 * ackC=1 + ackC=1 * ackA=1) );
```

```
vis> read_verilog arbiter.v
vis> init_verify
vis> model_check arbiter.ctl
# MC: formula passed -- AG(!((((ackA=1 *
ackB=1) + (ackB=1 * ackC=1)) + (ackC=1 *
ackA=1))))
```

# **Transition systems**

- model to describe the behaviour of systems
- digraphs where nodes represent <u>states</u>, and edges model transitions
- state:
  - the current value of the registers together with the values of the input bits
  - the current values of all program variables + the program counter
- transition: ("state change")
  - the change of the registers and output bits for a new input
  - the execution of a program statement

## **Transition systems**

#### A <u>transition system</u> *TS* is a tuple $(S, Act, \rightarrow, I, AP, L)$ where

- S is a set of states
- Act is a set of actions
- $\longrightarrow \subseteq S \times Act \times S$  is a transition relation
- I ⊆ S is a set of initial states
- AP is a set of atomic propositions
- $L: S \rightarrow 2^{AP}$  is a labeling function

S and Act are either finite or countably infinite

```
Notation: s \xrightarrow{\alpha} s' instead of (s, \alpha, s') \in \longrightarrow
```

# A beverage vending machine



## Direct successors and predecessors

$$Post(s, \alpha) = \left\{ \begin{array}{l} s' \in S \mid s \xrightarrow{\alpha} s' \end{array} \right\}, \quad Post(s) = \bigcup_{\alpha \in Act} Post(s, \alpha)$$
$$Pre(s, \alpha) = \left\{ \begin{array}{l} s' \in S \mid s' \xrightarrow{\alpha} s \end{array} \right\}, \quad Pre(s) = \bigcup_{\alpha \in Act} Pre(s, \alpha).$$
$$Post(C, \alpha) = \bigcup_{s \in C} Post(s, \alpha), \quad Post(C) = \bigcup_{s \in C} Post(s) \text{ for } C \subseteq S.$$
$$Pre(C, \alpha) = \bigcup_{s \in C} Pre(s, \alpha), \quad Pre(C) = \bigcup_{s \in C} Pre(s) \text{ for } C \subseteq S.$$

State *s* is called <u>terminal</u> if and only if  $Post(s) = \emptyset$ 

## Action- and AP-determinism

Transition system  $TS = (S, Act, \rightarrow, I, AP, L)$  is <u>action-deterministic</u> iff:

 $|I| \leq 1$  and  $|Post(s, \alpha)| \leq 1$  for all  $s, \alpha$ 

Transition system  $TS = (S, Act, \rightarrow, I, AP, L)$  is <u>AP-deterministic</u> iff:

 $|I| \leq 1 \text{ and } |\underbrace{Post(s) \cap \{s' \in S \mid L(s') = A\}}_{equally labeled successors of s}| \leq 1 \text{ for all } s, A \in 2^{AP}$ 

## The role of nondeterminism

Here: nondeterminism is a feature!

- to model concurrency by interleaving
  - no assumption about the relative speed of processes
- to model implementation freedom
  - only describes what a system should do, not how
- to model under-specified systems, or abstractions of real systems
  - use incomplete information

in automata theory, nondeterminism may be exponentially more succinct but that's not the issue here!

## Executions

A <u>finite execution fragment</u> ρ of TS is an alternating sequence of states and actions ending with a state:

 $\rho = s_0 \alpha_1 s_1 \alpha_2 \dots \alpha_n s_n$  such that  $s_i \xrightarrow{\alpha_{i+1}} s_{i+1}$  for all  $0 \le i < n$ .

An <u>infinite execution fragment</u> ρ of *TS* is an infinite, alternating sequence of states and actions:

 $\rho = s_0 \alpha_1 s_1 \alpha_2 s_2 \alpha_3 \dots$  such that  $s_i \xrightarrow{\alpha_{i+1}} s_{i+1}$  for all  $0 \le i$ .

- An execution of TS is an initial, maximal execution fragment
  - a <u>maximal</u> execution fragment is either finite ending in a terminal state, or infinite
  - an execution fragment is initial if  $s_0 \in I$

#### Example executions

$$\rho_{1} = pay \xrightarrow{coin} select \xrightarrow{\tau} sprite \xrightarrow{sget} pay \xrightarrow{coin} select \xrightarrow{\tau} sprite \xrightarrow{sget} \dots$$

$$\rho_{2} = select \xrightarrow{\tau} sprite \xrightarrow{sget} pay \xrightarrow{coin} select \xrightarrow{\tau} beer \xrightarrow{bget} \dots$$

$$\rho = pay \xrightarrow{coin} select \xrightarrow{\tau} sprite \xrightarrow{sget} pay \xrightarrow{coin} select \xrightarrow{\tau} sprite$$

Execution fragments  $\rho_1$  and  $\rho$  are initial, but  $\rho_2$  is not  $\rho$  is not maximal as it does not end in a terminal state Assuming that  $\rho_1$  and  $\rho_2$  are infinite, they are maximal

State  $s \in S$  is called <u>reachable</u> in *TS* if there exists an initial, finite execution fragment

$$s_0 \xrightarrow{\alpha_1} s_1 \xrightarrow{\alpha_2} \ldots \xrightarrow{\alpha_n} s_n = s$$
.

Reach(TS) denotes the set of all reachable states in TS.

# Modeling sequential circuits



Transition system representation of a simple hardware circuit Input variable x, output variable y, and register r Output function  $\neg(x \oplus r)$  and register evaluation function  $x \lor r$